Area-Efficient and Low-Latency On-Chip Communication via a Hybrid Circuit-Packet Switched NoC Router

Authors

  • K. Venugopal Rao, Venkata Reddy Adama, G. Koteswar Rao Author

DOI:

https://doi.org/10.48047/r26jky65

Keywords:

Network-on-Chip, Hybrid Router Architecture, Virtual Circuit Switching, Packet Switching, Many-Core SoC, Channel Utilization, Area-Efficient Hardware.

Abstract

Efficient Network-on-Chip (NoC) router design is critical in modern many-core System-on-Chip (SoC) architectures, where scalable communication directly dictates overall system performance. Conventional NoC architectures rely on either circuit switching or packet switching. While circuit  switching provides predictable paths, it suffers

Downloads

Download data is not yet available.

References

. Arulananth, T. S., M. S. M. U. S. Baskar, Udhaya Sankar SM, R. Thiagarajan, Pasupuleti Raja Rajeshwari, Aruru Sai Kumar, and A. Suresh. "Evaluation of low power consumption network on chip routing architecture." Microprocessors and Microsystems 82 (2021): 103809.

Downloads

Published

2024-10-18

How to Cite

Area-Efficient and Low-Latency On-Chip Communication via a Hybrid Circuit-Packet Switched NoC Router (K. Venugopal Rao, Venkata Reddy Adama, G. Koteswar Rao , Trans.). (2024). Cuestiones De Fisioterapia, 53(03), 7753-7764. https://doi.org/10.48047/r26jky65