S Praveen Kumar , T Aravind, Gina S , Tran., “Design of Improved Ancient Vedic Multiplier Using Verilog”, CDF, vol. 54, no. 4, pp. 6314–6318, Feb. 2025, doi: 10.48047/ea3kzf79.