Design of Improved Ancient Vedic Multiplier Using Verilog. CDF 2025, 54 (4), 6314-6318. https://doi.org/10.48047/ea3kzf79.